STAFF/ SENIOR STAFF PHYSICAL DESIGN ENGINEER

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm HW SoC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path. We are seeking a seasoned Staff / Sr Staff Physical Design Engineer to provide technical leadership across block-level, die-level and chip-level physical implementation on advanced FinFET nodes. You will define and own the backend design methodology, champion Agentic AI integration into the PD flow, and mentor engineers across the team while interfacing directly with foundry, EDA vendors, and executive stakeholders. Principal Duties & Responsibilities - Leverages advanced ASIC knowledge and experience to define, model, design (digital, analog and/or mix signal), optimize, verify, validate and implement IP (block/SoC) development for a variety of high performance, high quality, low power products. - Participates in or leads the design implementation of advanced design rules and processes for electronic hardware, equipment, and/or integrated circuitry. - Conducts highly complex simulations and analyses of designs as well as implements designs with the best power, performance, and area. - Collaborates with cross-functional teams (e.g., design, verification, validation, software and systems engineering, architecture development teams, etc.) to implement new requirements and incorporate the latest test solutions in the production program to improve the yield, test time, and quality. - Evaluates all aspects of complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow. - Utilizes tools/applications (e.g., RTL to GDS Flow) to execute and enable advanced architecture and design of multiple complex blocks/SoC or IC Packages. - Writes and reviews detailed technical documentation for complex EDA/IP/ASIC projects.

Level Of Responsibility - Works independently with minimal supervision. - Provides supervision/guidance to other team members. - Decision-making is significant in nature and affects work beyond immediate work group. - Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc. - Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions). - Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively. OR Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.